09-05-00

## UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 87552.99R272/SE-1528PD

Total Pages in this Submission

#### TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for invention entitled:

			SEM		CTOR DEVI	CE W	/ITH HIGH AV	ALANCHE CA	APABILITY
and	inve	ente	d by:						
Ji	fa H	lao,	John	L. Benja	amin, Randall	L. Ca	se, Jae J. Yun		
lf ą	СО	NTI	NUA	TION AF	PLICATION,	chec	k appropriate b	ox and supply	the requisite information:
þ	Сс	nti	nuat	ion 🗆	Divisional		Continuation	-in-part (CIP)	of prior application No.:
Whi	Co	nti	nuat	ion 🗆	Divisional		Continuation-	-in-part (CIP)	of prior application No.:
₩hi			nuat	ion 🗆	Divisional		Continuation	-in-part (CIP)	of prior application No.:
Enc	ose	ed a	ire:				Applicatio	n Elements	
	1.	XI	Filin	a fee as	calculated and	d trar	smitted as des	cribed below	
		_		9 100 40					
ine!	2.	×	Spe	cification	having		11	_ pages and ir	ncluding the following:
٠		a.	X	Descrip	tive Title of the	e Inve	ention		
·		b.		Cross R	References to	Relat	ed Applications	(if applicable)	
		C.		Stateme	ent Regarding	Fede	erally-sponsored	d Research/De	evelopment (if applicable)
•		d.		Referen	ice to Microfic	he A <sub>l</sub>	opendix <i>(if appli</i>	icable)	
1		e.	$\boxtimes$	Backgro	ound of the Inv	entic	on		
		f.	X	Brief Su	ımmary of the	Inve	ntion		
		g.	X	Brief De	escription of th	e Dra	awings (if drawi	ngs filed)	
		h.	$\boxtimes$	Detailed	d Description				
		i.	X	Claim(s	) as Classified	l Bek	ow .		
		į.	_   <b>X</b>	•	t of the Disclo				
		•							

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 87552.99R272/SE-1528PD

Total Pages in this Submission

		· · · · · · · · · · · · · · · · · · ·
3.	X	Drawing(s) (when necessary as prescribed by 35 USC 113)
	a.	Formal Number of Sheets
	b.	Informal Number of Sheets
4.	$\boxtimes$	Dath or Declaration
	a.	☑ Newly executed (original or copy) ☐ Unexecuted
	b.	Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
	C.	With Power of Attorney   Without Power of Attorney
	d.	DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5.		ncorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby accorporated by reference therein.
6.		Computer Program in Microfiche (Appendix)
7.		lucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
	a.	Paper Copy
	b.	Computer Readable Copy (identical to computer copy)
	C.	Statement Verifying Identical Paper and Computer Readable Copy
		Accompanying Application Parts
8.	X	Assignment Papers (cover sheet & document(s))
9.		77 CFR 3.73(B) Statement (when there is an assignee)
10.		nglish Translation Document (if applicable)
11.	$\boxtimes$	nformation Disclosure Statement/PTO-1449   Copies of IDS Citations
12.		Preliminary Amendment
13.	×	acknowledgment postcard
14.	$\boxtimes$	Certificate of Mailing
		First Class   Express Mail (Specify Label No.): EL407177618US

Application Elements (Continued)

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 87552.99R272/SE-1528PD

Total Pages in this Submission

			Ad	companying A	pplication	Parts (Coi	ntinued)	
15.		Certified Co	opy of Priority	Document(s) (if t	foreign pri	ority is claim	red)	
16.		Additional E	Enclosures (ple	ease identify belo	ow):			
				Fee Calcul	ation and	Transmitta	ıl	
0 1				CLAIMS	AS FILED	)		
Di Ui:	For		#Filed	#Allowed	#Extra		Rate	Fee
Total C	laim	s	34	- 20 =	14	x	\$18.00	\$252.00
indep. (	Clair	ns	2	- 3 =	0	×	\$78.00	\$0.00
Multiple	e De	pendent Cl	aims (check i	f applicable)				\$0.00
0							BASIC FEE	\$690.00
2000	R FE	E (specify	purpose)					\$0.00
							TOTAL FILING FEE	\$942.00
		in the amo				iling fee is e		
				norized to charge copy of this shee			ocount No. 10-0223	
,		Charge the	•		as filing fe			
		-	overpayment.					
¥				ng fees required			and 1.17. Notice of Allowance,	
	_		37 C.F.R. 1.3		at the ma			
				. ,		Le	G Fleckensten Signature	
						Lee J. Flec		
Dated:	Sep	tember 1, 20	000			Reg. No. 36	5,136	
						JAECKLE 39 State St	FLEISCHMANN & MUGI reet	EL, LLP
							New York 14614-1310	
cc:						Tel: (716) Fax: (716)		

CERTIFICATE OF I	MAILING BY "EXPRESS I et al.	MAIL" (37 CFR 1.10)	Docket No. 87552.99R272/SE-1528PD
Serial No. TBA	Filing Date <b>Herewith</b>	Examiner Unknown	Group Art Unit Unknown
Invention: POWER SET	MICONDUCTOR DEVICE WITH	H HIGH AVALANCHE CAPA	BILITY
I hereby certify that the	e following correspondence:		
Utility Patent Applicati	on Transmittal Letter (3 pgs)		
	(Identify type	of correspondence)	
	the United States Postal Service		
37 CFR 1.10 in an env	elope addressed to: The Assista	nt Commissioner for Patents,	Washington, D.C. 20231 on
September (Date)			
n (Date)			
The second secon		Penny R. T	
Ü		(Typed or Printed Name of Person	Mailing Correspondence)
1 514 1 514		Just .	S. Tull
4		(Signature of Person Mollin	ng Correspondence)
activation of the second of th		EL4071776	18US
AB And Nag		("Express Mail" Mailing	Label Number)
•	Note: Each paper must have	ve its own certificate of mailing.	
1			
•			
•			

CERTIFICATE OF I	MAILING BY "EXPRESS Not al.	MAIL'' (37 CFR 1.10)	87:	Docket No. 552.99R272/SE-1528PD			
Serial No. TBA	Filing Date <b>H</b> erewith	Examiner Unknown		Group Art Unit Unknown			
Invention: POWER SEM	MICONDUCTOR DEVICE WITH	H HIGH AVALANCHE CAP	ABILIT	654845 FT 8-18-18-18-18-18-18-18-18-18-18-18-18-18			
I hereby certify that the	following correspondence:			1 60 E			
Combined Declaration/	Power of Attorney (Executed) (3 p	pgs)					
is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service  37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20.  September 1, 2000  (Date)  Penny R. Turrell  (Typed or Printed Name of Person Mailing Correspondence)  (Signature of Person Mailing Correspondence)  EL407177618US  ("Express Mail" Mailing Labet Number)  Note: Each paper must have its own certificate of mailing.							

25

30

#### POWER SEMICONDUCTOR DEVICE WITH HIGH AVALANCHE CAPABILITY AND PROCESS FOR FORMING SAME

#### Field of the Invention

The present invention relates to semiconductor devices and, more particularly, to power devices having high avalanche capability and a process for making them.

#### Background of the Invention

Many applications for power semiconductors require fast switching devices having low power dissipation. Anderson et al., U.S. Patent No. 5,119,148, the disclosure of which is incorporated herein by reference, describes a high voltage (600-1000 volts or higher), fast damper diode comprising  $P^+$ ,  $P^-$ ,  $N^-$ ,  $N^+$  layer wherein the  $P^-$  and  $N^-$  layers are of substantially equal thickness, each greater than about 50  $\mu m$ , and have substantially equal doping density of less than about  $10^{15}$  atoms/cm<sup>3</sup>. Lutz et al., U.S. Patent No. 5,747,872, the disclosure of which is incorporated herein by reference, describes a fast power diode comprising  $P^+$ ,  $N^-$ , and  $N^+$  doping zones, and recombination centers formed by electron irradiation and platinum diffusion in the  $N^-$  and  $N^+$  zones.

Among the measures of diode performance are the following: rated forward current (IF), forward voltage drop (VF), transient forward recovery time (TFR), transient turn-on peak overshoot voltage (TOPO), diode reverse blocking voltage (BVR), transient reverse recovery time (TRR), and unclamped inductive switching (UIS), which is a measure of the amount of avalanche energy that can be dissipated in the device without destructive failure. BVR and UIS can be increased by increasing the resistivity and/or the thickness of the diode depletion region, but this typically results in also increasing TFR and TOPO. TRR can be lowered by the introduction of recombination centers, but this also generally leads to an increase in VF. TOPO and VF may be reduced and IF increased by increasing the diode area, i.e., die size, but this is undesirable both from the view point of cost and the trend toward reducing device size.

Because the rapid switching of high currents can result in the generation by parasitic inductance of voltage spikes that reach the breakdown voltage of a device, there is an ongoing

110145

30

5

10

need for power semiconductor devices in switching applications, for example, where the dissipation of large amounts of avalanche energy without damage is required. The present invention meets this need.

#### Summary of the Invention

The present invention is directed to a power semiconductor device having high avalanche capability and comprising an  $N^+$  doped substrate and, in sequence,  $N^-$  doped,  $P^-$  doped, and  $P^+$  doped semiconductor layers, the  $P^-$  and  $P^+$  doped layers having a combined thickness of about 5  $\mu$ m to about 12  $\mu$ m. Recombination centers comprising noble metal impurities are disposed substantially in the  $N^-$  and  $P^-$  doped layers.

The present invention is further directed to a process for forming a power semiconductor device with high avalanche capability that comprises: forming an  $N^-$  doped epitaxial layer on an  $N^+$  doped substrate, forming a  $P^-$  doped layer in the  $N^-$  doped epitaxial layer, forming a  $P^+$  doped layer in the  $P^-$  doped layer, and forming in the  $P^-$  and  $N^-$  doped layers recombination centers comprising noble metal impurities. The  $P^+$  and  $P^-$  doped layers have a combined thickness of about 5  $\mu$ m to about 12  $\mu$ m.

The present invention beneficially provides devices of small die size whose UIS performance is comparable to that of conventional devices of much larger die size.

#### Brief Description of the Drawings

- FIG. 1 is a schematic representation of a prior art diode comprising a P  $^+$  doped layer formed in an N  $^-$  epitaxial layer that is disposed on an N  $^+$  semiconductor substrate.
- FIG. 2 is a schematic representation of a semiconductor device of the present invention that includes an N  $^+$  doped substrate bearing N  $^-$  doped, P $^-$  doped, and P $^+$  doped semiconductor layers, with platinum atom combination centers in the N  $^-$  and P $^-$  doped layers.
- FIG. 3 is a schematic representation of an unclamped inductive switching (UIS) test circuit.
- FIG. 4 is a schematic representation of a portion of the structure of a MOSFET or an IGBT power device in accordance with the present invention.

-2-

30

5

10

#### Detailed Description of the Invention

In FIG. 1 is schematically depicted a prior art power diode 100 that includes  $P^+$  doped,  $N^-$  doped, and  $N^+$  doped semiconductor layers 101, 102, and 103, respectively. Also included in diode 100 is a heavily  $N^+$  doped source region 104 and a field oxide layer 105. The arrows E indicate the electrical field at the corner of the pn junction of diode 100 in the reverse biased condition.

FIG. 2 schematically illustrates a power diode 200 in accordance with the present invention that includes P <sup>+</sup> doped, P <sup>-</sup> doped, and N <sup>-</sup> doped layers 201, 202, and 203, respectively, on an N <sup>+</sup> doped semiconductor substrate 204. Layer 203 preferably is epitaxially formed on substrate 204, which can be doped with antimony, phosphorus, or, preferably, arsenic. N <sup>-</sup> doped epitaxial layer 203 can be grown with a dopant level of about 10<sup>14</sup> atoms/cm<sup>3</sup> to about 10<sup>15</sup> atoms/cm<sup>3</sup> of arsenic or, preferably, phosphorus.

Layers 201 and 202 are formed by dopant implantation and/or diffusion into epitaxial layer 203. Shallow  $P^+$  doped layer 201 has a thickness preferably of about 0.1  $\mu$ m to about 2  $\mu$ m, and  $P^-$  doped layer 202 has a thickness preferably of about 4  $\mu$ m to about 10  $\mu$ m.  $P^+$  doped layer 201 and  $P^-$  doped layer 202 together have a combined thickness of about 5 $\mu$ m to about 12  $\mu$ m. Shallow  $P^+$  doped layer 201 has a dopant level preferably of at least  $10^{18}$  atoms/cm³, more preferably, about  $6x10^{19}$  atoms/cm³.  $P^-$  doped layer 202 has a dopant level preferably of at least  $10^{16}$  atoms/cm³, more preferably, about 2.5x  $10^{17}$  atoms/cm³. A preferred dopant for layers 201 and 202 is boron.

Recombination centers comprising noble metal impurities are introduced into N<sup>-</sup> doped layer 203 and P<sup>-</sup> doped layer 202, preferably by diffusion through N<sup>+</sup> doped substrate 204. Noble metal impurities are selected from the group consisting of gold, platinum, and palladium, platinum being preferred. Diffusion of platinum is carried out at a temperature of, preferably, about 940°C, resulting in a concentration of platinum in diode 200 of about 1x10<sup>15</sup> to about 1x10<sup>16</sup> atoms/cm<sup>3</sup>, preferably about 2 x10<sup>15</sup> atoms/cm<sup>3</sup>. Lowering the platinum diffusion temperature from 950°C to 940°C reduces the concentration of platinum impurities and improves the avalanche capability of diode 200.

Also included in diode 200 is a heavily  $N^+$  doped source region 205, which provides a channel stop for improved reliability, and a field oxide layer 206. As shown by a comparison of FIGS. 1 and 2, the electrical field, represented by the arrows E, is substantially more

-3-

30

5

10

dispersed at the corner of the pn junction of diode 200 of the present invention compared with prior art diode 100.

A heavily arsenic doped  $N^+$  substrate on which is formed a phosphorus doped  $N^-$  epitaxial layer with a thickness of about 21  $\mu m$  to about 27  $\mu m$ , preferably about 25  $\mu m$ , is used to form a series of control devices and devices of the present invention. For the control device series, whose general structure is represented by FIG. 1, a heavily  $P^+$  doped layer is formed by boron implantation and diffusion to a depth of about 8-10  $\mu m$ . Prior to metallization, platinum is deposited on the bottom of the substrate and diffused at a temperature of about 950 °C, resulting in a platinum concentration in the  $N^-$  layer of about  $5.8 \times 10^{15}$  atoms/cm<sup>3</sup>. The control series includes devices with die sizes of  $160 \times 160 \text{ mil}^2$  (ca.  $4 \times 4 \text{ mm}^2$ ),  $80 \times 80 \text{ mil}^2$  (ca.  $2 \times 2 \text{ mm}^2$ ), and  $60 \times 60 \text{ mil}^2$  (ca.  $1.5 \times 1.5 \text{ mm}^2$ ).

The epitaxial wafer used to form the series of control devices is also employed to form a series of devices in accordance with the present invention, whose general structure is represented by FIG. 2. A P <sup>-</sup> doped layer having an average concentration of about 2.5x 10<sup>17</sup> atoms/cm<sup>3</sup> is formed by boron implantation and diffusion to a depth of about 8-10 μm, followed by heavy boron doping to form a P+ doped layer having a concentration of about 6x10<sup>19</sup> atoms/cm<sup>3</sup> and extending to a depth of about 1-2 μm. Prior to metallization, platinum is deposited on the bottom of the substrate and diffused at a temperature of about 940°C, resulting in a platinum concentration in the N <sup>-</sup> layer of about 2.0x10<sup>15</sup> atoms/cm<sup>3</sup>. Following platinum diffusion, the devices are allowed to cool slowly to about 600°C at a rate of about 3°C/minute. As with the control series, the series formed in accordance with the present invention includes devices with die sizes of 160x160 mil<sup>2</sup> (ca. 4x 4 mm<sup>2</sup>), 80x80 mil<sup>2</sup> (ca. 2x2 mm<sup>2</sup>), and 60x60 mil<sup>2</sup> (ca. 1.5x1.5 mm<sup>2</sup>).

As noted above, unclamped inductive switching (UIS) is a measure of avalanche energy that can be dissipated in a device without causing its destructive failure. FIG. 3 schematically illustrates a standard test circuit for UIS measurement. Energy is first stored in an inductor L by turning on a switching transistor T (an IGBT or MOSFET, for example) during a period of time proportional to the peak current desired in inductor L. When transistor T is off, inductor L releases its current and avalanches a test device DUT until all the energy is transferred.

110145 -4-

25

110145

5

10

Measurements of VF, TRR, and BVR by standard procedures are made on the series of control devices and devices of the invention, and the results, each the average of measurements on about 2000-5000 devices, depending on die size, are presented in TABLE 1. Similar values of VF and BVR are obtained for all of the devices, both control and of the invention, regardless of die size. The TRR results do vary with die size but, for a given size, the TRR of the device of the invention is practically the same as the control, despite the lower level of platinum in the former, the result of a diffusion temperature 10°C lower than that employed for the control device. Using a reduced concentration of platinum to achieve low VF values without increasing TRR values is an important advantage, especially for devices having voltages on the order of 200 volts.

TABLE 1

	Die	Pt Concentration	VF	TRR	BVR	UIS
	Size	$(x 10^{15})$	(volts)	(ns)	(volts)	(mJ)
	(mil²)	atoms/cm <sup>3</sup> )				
Control 1	160	5.8	$0.900 \pm 0.010$	32-34	$259 \pm 105$	<20
Sample 1	160	2.0	$0.909 \pm 0.098$	30-32	$251 \pm 9.8$	>304
Control 2	80	5.8	$0.905 \pm 0.010$	19-20	$259 \pm 17.4$	< 0.8
Sample 2	80	2.0	$0.893\pm0.009$	21-22	$257 \pm 13.1$	125
Control 3	60	5.8	$0.919 \pm 0.010$	18-19	$255 \pm 6.4$	0
Sample 3	60	2.0	$0.908 \pm 0.010$	19-20	$264 \pm 6.4$	72

TABLE 1 includes the results of UIS measurements carried out on control devices and devices of the present invention. The UIS data presented show the very large improvement in avalanche capability of the devices of the invention compared with those of control devices whose measured properties are otherwise very similar. Thus, the present invention enables the substitution of a much smaller size die to achieve UIS performance comparable to that of a larger conventional die.

-5-

10

The present invention is also applicable to MOSFET and IGBT power devices. FIG. 4 schematically depicts a portion of a device 400 in accordance with the present invention that includes P + doped, P - doped, and N - doped semiconductor layers 401, 402, and 403, respectively, on a substrate (not shown). A heavily doped N+ region 404 is adjacent P+ and P- doped layers 401 and 402, respectively. Also shown is a gate oxide layer 405. The structure shown in FIG. 4 enables lateral current flow to be reduced and the breakdown region to be shifted to the active area during avalanche. In accordance with the present invention, a MOSFET further comprises an N+ drain region (not shown) below N - layer 403; an IGBT includes a P+ collector region (not shown) below layer 403. In the MOSFET or IGBT, the desired effect is the occurrence of avalanche breakdown at the vertical body-drain diode, without turning on the bipolar junction transistor (BJT) and causing the second breakdown.

The invention has been described in detail for the purpose of illustration, but it is to be understood that such detail is solely for that purpose, and variations can be made therein by those skilled in the art without departing from the spirit and scope of the invention, which is defined by the claims that follow.

110145 -6-

#### What Is Claimed Is:

 A power semiconductor device having high avalanche capability, said device comprising:

an  $N^+$  doped substrate and, in sequence,  $N^-$  doped,  $P^-$  doped, and  $P^+$  doped semiconductor layers, said  $P^-$  doped and  $P^+$  doped layers having a combined thickness of about 5 $\mu$ m to about 12  $\mu$ m; and

recombination centers comprising noble metal impurities disposed substantially in said  $N^-$  doped and  $P^-$  doped layers.

- 2. The device of claim 1 wherein said  $P^-$  doped layer has a thickness of about 4  $\mu m$  to about 10  $\mu m$ .
- 3. The device of claim 1 wherein said  $P^+$  doped layer has a thickness of about 0.1  $\mu m$  to about 2  $\mu m$ .
- 4. The device of claim 1 wherein said P doped layer has a dopant level of at least 10<sup>16</sup> atoms/cm<sup>3</sup>.
- 5. The device of claim 4 wherein said P doped layer has a dopant level of about 2.5x 10<sup>17</sup> atoms/cm<sup>3</sup>.
- 6. The device of claim 1 wherein said  $P^+$  doped layer has a dopant level of at least  $10^{18}$  atoms/cm<sup>3</sup>.
- 7. The device of claim 6 wherein said  $P^+$  doped layer has a dopant level of about  $6x10^{19}$  atoms/cm<sup>3</sup>.
- 8. The device of claim 1 wherein said N  $^-$  doped layer has a dopant level of about  $10^{14}$  atoms/cm<sup>3</sup> to about  $10^{15}$  atoms/cm<sup>3</sup>

-7-

- 9. The device of claim 1 wherein said N doped, P doped, and P+ doped semiconductor layers are epitaxial layers.
- 10. The device of claim 1 wherein said noble metal impurities are selected from the group consisting of gold, platinum, and palladium.
- 11. The device of claim 10 wherein said noble metal impurities comprise platinum.
- 12. The device of claim 11 wherein said recombination centers are formed by platinum diffusion through said  $N^+$  doped substrate into said  $N^-$  doped and  $P^-$  doped layers.
- 13. The device of claim 11 containing platinum impurities at a concentration of about  $1 \times 10^{15}$  to about  $1 \times 10^{16}$  atoms/cm<sup>3</sup>.
- 14. The device of claim 13 wherein said concentration of platinum impurities is about  $2 \times 10^{15}$  atoms/cm<sup>3</sup>.
- 15. The device of claim 1 further comprising an N  $^{+}$  doped region disposed in said N  $^{-}$  doped layer.
- 16. The device of claim 1 further comprising an N + doped region disposed adjacent said P+ and P- doped layers.
  - 17. The device of claim 16 comprising a MOSFET or an IGBT power device.
- 18. A process for forming a power semiconductor device having high avalanche capability, said process comprising:

forming an N<sup>-</sup> doped epitaxial layer on an N<sup>+</sup> doped substrate:

forming a P - doped layer in said N- doped epitaxial layer.

forming a P+ doped layer in said P - doped layer, said P+ doped and P -

-8-

doped layers having a combined thickness of about  $5\mu m$  to about  $12~\mu m$ ; and forming in said P  $^-$  doped and N  $^-$  doped layers recombination centers comprising noble metal impurities.

- 19. The process of claim 18 wherein said  $P^-$  doped layer has a thickness of about 4  $\mu m$  to about 10  $\mu m$ .
- 20. The process of claim 18 wherein said  $P^{\scriptscriptstyle +}$  doped layer has a thickness of about 0.1  $\mu m$  to about 2  $\mu m$  .
- 21. The process of claim 18 wherein said  $P^-$  doped layer has a dopant level of at least  $10^{16}$  atoms/cm<sup>3</sup>.
- 22. The process of claim 21 wherein said P  $^-$  doped layer has a dopant level of about 2.5x  $10^{17}$  atoms/cm<sup>3</sup>.
- 23. The process of claim 18 wherein said P<sup>+</sup> doped layer has a dopant level of at least 10<sup>18</sup> atoms/cm<sup>3</sup>.
- 24. The process of claim 23 wherein said  $P^+$  doped layer has a dopant level of about  $6x10^{19}$  atoms/cm<sup>3</sup>.
- 25. The process of claim 18 wherein said N <sup>-</sup> doped layer has a dopant level of about 10<sup>14</sup> atoms/cm<sup>3</sup> to about 10<sup>15</sup> atoms/cm<sup>3</sup>
- 26. The process of claim 18 wherein said noble metal impurities are selected from the group consisting of gold, platinum, and palladium.
- 27. The process of claim 26 wherein said noble metal impurities comprise platinum.

-9-


- 28. The process of claim 27 wherein said forming said recombination centers comprises diffusing platinum through said N+ doped substrate into said N $^-$  and P $^-$  doped layers.
- 29. The process of claim 28 platinum impurities are present in said N  $^-$  and P  $^-$  doped layers at a concentration of about  $1x10^{15}$  to about  $1x10^{16}$  atoms/cm<sup>3</sup>.
- 30. The process of claim 29 wherein said concentration of platinum impurities is about  $2 \times 10^{15}$  atoms/cm<sup>3</sup>.
- 31. The process of claim 28 wherein said diffusing is carried out at a temperature of about 940°C.
- 32. The process of claim 31 further comprises cooling said device to a temperature of about 600°C at a rate of about 3°C/minute.
- 33. The process of claim 18 further comprising forming an N  $^{+}$  doped region in said N  $^{-}$  doped layer.
- 34. The process of claim 18 further comprising forming an N + doped region in said P doped layer adjacent said P + doped layer.


-10-

10


#### Abstract of the Disclosure


A power semiconductor device having high avalanche capability comprises an  $N^+$  doped substrate and, in sequence,  $N^-$  doped,  $P^-$  doped, and  $P^+$  doped semiconductor layers, the  $P^-$  and  $P^+$  doped layers having a combined thickness of about 5  $\mu m$  to about 12  $\mu m$ . Recombination centers comprising noble metal impurities are disposed substantially in the  $N^-$  and  $P^-$  doped layers. A process for forming a power semiconductor device with high avalanche capability comprises: forming an  $N^-$  doped epitaxial layer on an  $N^+$  doped substrate, forming a  $P^-$  doped layer in the  $N^-$  doped epitaxial layer, forming a  $P^+$  doped layer in the  $P^-$  doped layer, and forming in the  $P^-$  and  $N^-$  doped layers recombination centers comprising noble metal impurities. The  $P^+$  and  $P^-$  doped layers have a combined thickness of about 5  $\mu m$  to about 12  $\mu m$ .





F16.3





Approved for use through 9/30/00. OMB 0651-0032 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains

### **DECLARATION FOR UTILITY OR DESIGN** PATENT APPLICATION

a valid OMB control number

(37 CFR 1.63) Declaration

Submitted with Initial Filing

Declaration Filing (surcharge

Submitted after Initial (37 CFR 1.16 (e)) required)

Attorney Docket Number	er 87552.99R272/SE-1528PD
First Named Inventor	Jifa Hao, et al.
COMPLE	TE IF KNOWN
Application Number	TBA
Filing Date	Herewith
Group Art Unit	Unknown
Examiner Name	Unknown

As a below named in	ventor, I hereby d	eclare				
My residence, post offi	ce address, and cr	izenship are as stated	below next to my name.			
			me is listed below) or an original for which a patent is soug			
			H HIGH AVALANC			
the specification of w	hich	(Title	of the invention)			
Is attached he	reto					
was filed on (N	IM/DD/YYYY)		as Unite	ed States Application	Number or PCT Inte	rnational
Application Number	TBA	and wa	s amended on (MM/DD/YYY	n		(if applicable).
I hereby state that I have amended by any amend			of the above identified specif	fication, including the	claims, as	
, , , , , , , , , , , , , , , , , , , ,			to patentability as defined in	37 CFR 1.56.		
Tagation longs the day						
any DCT international an	plication which de ox, any foreign app	signated at least one dication for patent or i	l) or 365(b) of any foreign ap country other than the Unite nventor's certificate, or of an	d States of America.	listed below and hav	ve also identified
Pnor Foreign Application			Foreign Filing Date	Pnority	Certified Copy A	Attached?
Number(s)		Country	(MM/DD/YYYY)	Not Claimed	YES	NO
None						
Additional foreign an	plication numbers	are listed on a suppler	nental priority data sheet PT0	O/SB/02B attached h	ereto:	
			States provisional application			
Application Numb	er(s)	Filing Date (	MM/DD/YYYY)			
N.					nal provisional ap	plication
None			İ		ers are listed on a mental priority dat	a sheet
					B/02B attached he	

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Name of Sole or First Inventor:

Jifa

Inventor's

Signature

Given Name (first and middle [if any])

A petition has been filed for this unsigned inventor

Family Name or Surname

Date



valid OMR control number

**DECLARATION**—Utility or Design Patent Application

#### I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of The top plant in the binner throat 30 of 100 or any limited bases application (s), or 30-c) or any principle application designating the product application designating and application in the manner provided by the first paragraph of 35 U.S.C. 112, Lecknowledge the duty to decisions information which is material to patentiability as defined in 37 CFR 156 which became available between the filling date of the open or application and the national or PCT international filing date of this application. U.S. Parent Application or PCT Parent Parent Patent Number Parent Filing Date (if applicable) Number (MM/DD/YYYY) None Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith Customer Number Place Customer Number Bar Code OR Registered practitioner(s) name/registration number listed below Label here Registration Registration Number Name Number Thomas R. FitzGerald 26,730 Ronald S. Kareken 20.573 Lee J. Fleckenstein 36,136 Laurence S. Roach 45,044 Ronald J. Kisicki 38,205 Douglas A. Balog 42,288 Bidvut K. Nivogi 27,071 Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto Direct all correspondence to: Customer Number or OR Correspondence address below Bar Code Label Thomas R. FitzGerald Name Jaeckle Fleischmann & Mugel, LLP Address 39 State Street Address Rochester NY 14614-1310 City State ZIP USA (716) 262-3640 (716) 262-4133 Country Telephone I hereby declare that all statements made heren of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful faise statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon

JH

White Haven PA USA Residence: City Country 300 Elmira Street, #4 Post Office Address Post Office Address White PA 18661 USA Country Additional inventors are being named on the supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto

Hao

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE.
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid
OMB control number.

### **DECLARATION**

## ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1 of 1

Name of Addition	me of Additional Joint Inventor, if any:  A petition has been filed for this unsigned inventor									
Given Na	me (first and middle [if any	])		Family Name or Surname						
John L.				Benjamin						
Inventor's Signature July July Days								8/z Date	1/05	
Residence: City Mountaintop State PA					Country	USA		Citizensh	np [	JSA
Post Office Address 185 Sutherland Drive										
Post Office Address										
City	Mountaintop	State	PA		ZIP	18707	Country	USA		
Name of Addition	nal Joint Inventor, if an	y:			A petitio	on has been fi	led for this	unsign	ed inv	entor
Given Na	me (first and middle [if any	1)		Family Name or Surname						
Randall L.				Case						
Inventor's Signature	Rule 2	2 Co	-e					8/25/00 Date		
Residence: City	Mountaintop	State	PA		Country	USA		Citizen	iship	USA
Post Office Address	3650 Blytheburn Road									
Post Office Address										
City	Mountaintop	State	PA	ZIP 18707 Country USA						
Name of Addition	nal Joint Inventor, if an	y:			A petitio	on has been fi	led for this	unsign	ed inv	entor
Given Na	me (first and middle [if any	(1)		Family Name or Surname						
Jae J.				Yun						
Inventor's Signature						1		Da	ite	8/22/20
Residence: City Mountaintop State PA					Country	USA		Citizer	ship	USA
Post Office Address	297 Schultz Lane									
Post Office Address										
City	Mountaintop	State	PA		ZIP	18707	Co	ountry	USA	

Burden Hour Statement. This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time, you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Washington, DC 20231.

### INTERSIL CORPORATION Assignment

As a below named inventor or joint inventor of an invention or improvement entitled:

### POWER SEMICONDUCTOR DEVICE WITH HIGH AVALANCHE CAPABILITY

for which I have executed an application for Letters Patent of the United States of America, on an even date herewith; and

WHEREAS, INTERSIL CORPORATION, a corporation organized and existing under the laws of the State of Delaware, having its principal office and place of business in the City of Palm Bay, State of Florida, is desirous of obtaining the entire right, title and interest in, to and under the said invention and the said application in the United States of America and in any and all countries foreign thereto;

NOW THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, I have sold, assigned, transferred, and set over, and by these presents do hereby sell, assign, transfer and set over, unto said INTERSIL CORPORATION, its successors, legal representatives, and assigns, my entire right, title and interest in, to, and under the said invention, and the said application, and all divisional, renewal, substitutional, and continuation applications thereof, and all Letters Patent of the United States of America which may be granted thereof and all reissues and extensions hereof, and all applications for Letters Patents which may be filed for said invention in any country or countries foreign to the United States of America, including all rights of priority, all rights to publish cautionary notices reserving ownership of said invention, all rights to register said invention in appropriate registries, and all Letters Patent which may be granted for said invention in any country or countries foreign to the United States of America, and all extensions, renewals, and reissues thereof, and I hereby authorize and request the Commissioner of Patents and Trademarks of the United States of America, and any official of any country or countries foreign to the united States of America, whose duty it is to issue patents on applications as aforesaid, to issue all Letters Patent for said invention to said INTERSIL CORPORATION, its successors, legal representatives, and assigns, in accordance with the terms of this instrument.

And I hereby covenant that I have full right to convey the entire interest herein assigned, and that I have not executed, and will not execute, any agreement in conflict herewith.

And I hereby further covenant and agree that I will communicate to said INTERSIL CORPORATION, its successors, legal representatives, and assigns, any fact known to me respecting said invention, and testify in any legal proceeding, sign all lawful papers, execute all divisions, renewal, substitutional, continuing, and reissue applications, make all rightful declarations and/or oaths and generally do everything possible to aid said INTERSIL CORPORATION, its successors, legal representatives, and assigns, to obtain and enforce proper patent protection for said invention in all countries.

IN TESTIMONY WHEREOF, I authorize and affirm said assignments with the signatures set forth below on the indicated date(s).

Inventor:

Date: 8/2/, 2000

Date: 8/21, 2000

Pres JCom

Randall L. Case

Date: 8/25 ,2000

Date: 8/22 ,2000

111518